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In order to investigate the influence of the NL thickness on the electrical properties and stability of devices, TIPS-pentacene/PTAA µc-OTFTs using two types of gate dielectric geometries with different NL thicknesses were fabricated. An illustration of the devices geometries is shown in fig. S1A . The samples with different dielectric layers were studied as two groups, referred to as Group A (sample A_33, A_27, and A_22) and Group B (sample B_44, B_22, and B_11). For Group A, the gate dielectric layer consists of CYTOP (35 nm) and ALD Al2O3: HfO2 NL (varied thicknesses). For Group B, the gate dielectric layer of µc-OTFTs consists of CYTOP (35 nm) with metal oxide layers, which are Al2O3 (20 nm) and ALD Al2O3: HfO2 NL (varied thicknesses). The thicknesses of dielectric layers for each sample are indicated in fig. S1A . Figure S1B shows the pristine transfer characteristics of the champion devices (W/L = 2550 µm/180 µm) in Group A and B. All devices were measured in N2 and exhibited hysteresis-free electrical characteristics. Table S1 shows a summary of the performance parameters measured on pristine µc-OTFTs of each type. The field-effect mobility (µ), the threshold voltage (VTH), and the absolute value of (reciprocal) sub-threshold slope (|S|) were extracted from transfer curves. The maximum semiconductor-dielectric interfacial trap density was estimated using measured values of |S| (33). All µc-OTFTs in Group A and B have similar maximum interfacial trap densities around 3.2 × 10 12 cm -2 , which is consistent with the fact that CYTOP was coated on semiconductor layer as the first dielectric layer for all devices. Figure S1C shows statistic values of µ and VTH. The trends displayed by µ and VTH can be attributed to differences in the gate-dielectric geometry and thickness; since the semiconductordielectric interfacial trap densities were the same. As the gate dielectric thickness is decreased, µ decreased from 0.8 cm 2 V -1 s -1 to 0.2 cm 2 V -1 s -1 for Group A, and from 0.7 cm 2 V -1 s -1 to 0.5 cm 2 V -1 s -1 for Group B. Thicker dielectric layers lead to smaller leakage currents from channel to gate, therefore, higher channel current between source and drain will be measured which results in higher calculated values of µ. By adjusting the thickness of the dielectric layer, we found that A_33 with 33-nm NL showed relatively small VTH and high µ. This result also indicates that the layer-by-layer nanolaminate structure might have a denser configuration that leads to much lower leakage than a single Al2O3 layer for the same thickness. To investigate this hypothesis, we measured the leakage current density-electric field characteristics for each type of dielectric layer. As shown in fig. S2 , thicker dielectric layers lead to reduced leakage current densities, the leakage current densities of A_33, which is smaller than 5×10 -8 A cm -2 at applied fields up to 3 MV cm -1 , are low as those of B_44 and B_22. Here we compared the environmental stability of A_33 and B_44-type µc-OTFTs, which displayed the best characteristics in Group A and B, respectively. To this end, we evaluated the temporal changes in the source-to-drain current IDS during on-state gate bias stress experiments for 1 h (i.e. while µc-OTFTs were subjected to a constant gate bias in the saturation regime), before and after exposing all devices to the following environmental conditions: (1) air with relative humidity (RH) of 35% for 1 day; (2) immersion in distilled water for 16 h; (3) vacuum annealing at 100 ºC for 16 h. The samples were briefly transferred into a N2-filled glove box for testing at each interval. Fig. S3 shows the temporal evolution of the normalized IDS of A_33 and B_44 µc-OTFTs for all different environmental conditions. After air exposure, IDS changes of less than 1% were observed in both A_33 and B_44 µc-OTFTs, while prolonged immersion in water resulted in larger changes of IDS in B_44 devices than in A_33 devices. The performance of both types of devices recovered after the samples annealed. These general trends are fully consistent with our previous reports on the environmental stability of top-gate µc-OTFTs, and in particular, on the detrimental effect that prolonged immersion in water produces on the IDS stability. Remarkably, after 1 h of on-bias stress, A_33 devices display significantly reduced changes of IDS, in the range 4 % to 8 %, compared to those observed on B_44 devices, in the range of 20 % to 35 %. These results provide evidence of the improved environmental stability displayed by A_33 devices. Figure S4 shows the temporal evolution of the normalized IDS(t) measured during the on-state dcbias stress test for 1 h on Group A and Group B devices; data are plotted from four devices for A_33, B_44, B_22, and B_11, and two for A_27 and A_22 µc-OTFTs, respectively. A_27 and A_22 were found to display a lower yield and larger device-to-device variation, presumably due to their high and unstable gate leakage current. After 1 h continuous dc-bias stress, the normalized IDS of A_33 slightly increased to 1.008, while that of A_27 and A_22 dropped down to around 0.979 and 0.941, respectively. In Group B, B_44 devices displayed normalized IDS increases of 1.002. During the same interval, the normalized IDS dropped to 0.994 in B_22 and 0.981 in B_11 µc-OTFTs. In addition, A_33 µc-OTFTs exhibited higher operational stability than that of B_22 and B_11, which had similar or even thicker dielectric layers. These results demonstrate that the operational stability during bias stress tests can be controlled systematically by changing the thickness of the oxide gate dielectric layer (20).
fig. S5
. One-hour operational stability of μc-OTFTs using a CYTOP/HfO2 dielectric. Operational stability in N2 during 1 h continuous dc-bias stress at VDS = VGS = -10 V for TIPSpentacene/PTAA µc-OFETs using CYTOP(35 nm)/HfO2(45 nm) as gate dielectric. section S4. Long-term operational stability fig. S6 . Long-term operational stability of μc-OTFTs. Long-term operational stability in N2 during continuous dc-bias stress at VDS = VGS = -10 V for µc-OTFTs of (A) Group A and (B) Group B, with the fitted curves fitted using single stretched-exponential (SSE) model and double stretched-exponential (DSE) model. The fitting residuals using two models are shown next to the main figures. Figure S6 shows the long-term temporal evolution of the normalized IDS(t) for TIPS/PTAA µc-OTFTs in Group A and Group B. As discussed in the main text, A_33 displayed remarkable IDS stability after 40 h bias stress. On the contrary, A_27 and A_22 showed poor long-term stability. On A_27 µc-OTFTs, the normalized IDS dropped to 0.92 before the device failed after 8 h of continuous bias stress. On A_22 µc-OTFTs, the normalized IDS dropped below 0.8 in 4 h prior to failing. In contrast, fig. S6B displays the changes of normalized IDS after 24 h for Group B devices (-2.2%, -3.6%, and -5.9 % for B_44, B_22, and B_11 µc-OTFTs, respectively), which were not found to fail. These results correlate to some extent with the quality of the dielectric layer as determined by leakage current measurements, furthermore, prove that the operational stability of devices can be engineered by controlling the thicknesses of gate dielectric layers.
fig. S7. Transfer characteristics of μc-OTFTs during long-term operational stability tests.
Transfer characteristics of (A) A_33 type µc-OTFTs and (B) C_33 type µc-OTFTs upon dc-bias stress at VDS = VGS = -10 V. In addition, we carried out independent long-term on-bias stress tests (VDS = VGS = -10 V) at room temperature (ca. 27 o C) on pristine A_33 and C_33 µc-OTFTs. Fig. S7 shows the transfer characteristics measured during these tests and reveals only very small changes. Table S2 provides a comparison of the electrical parameters (i.e. µ, VTH, |S|, and current on/off ratio) which were derived from these transfer characteristics in fig. S7 before and after stress tests. After stress, the values of µ, VTH, and |S| are changed by less than 3 %.
section S5. Analytic models of bias stress effects
Bias stress effects on TFTs typically describes the VTH shifts under dc-bias stress test due to diffusion-mediated charge trapping, which is modeled by a stretched-exponential formula (9, 28, 29)
where is a characteristic decay time, and is the dispersion parameter (0< <1) and
We refer to this model as the single-stretched exponential (SSE) model.
As discussed in the main text, for µc-OTFTs with a bilayer dielectric, we need to account for two opposite bias stress effects, which are attributed to the simultaneous occurrence of charge trapping at dielectric-semiconductor interfaces (described by eq. S1) and a second attributed to the reorientation of dipoles present in the gate dielectric or to the injection of charge carriers at the gate, which can be modeled with the following expression (28, 34)
where is characteristic decay time, and is the dispersion parameter (0< <1) and
. We assume that = ∆ , ∞ /∆ , ∞ . Consequently, bias stress effects in µc-OTFTs in this work are expected to exhibit the following functional form
This model will be referred to as the double stretched-exponential model (DSE) model.
Assuming µ and Cox are constant and using the standard square-law transistor equations, the IDS changes of SSE model and DSE model could be derived from eqs. S1 and S3, respectively, using the equations
In this work, eqs. S1 and S5 were adopted to fit the experimental data as shown in Fig. 2A and fig. S6 , and eqs. S1 and S4 were used to fit the data in Fig. 2B for the long-term dc-bias stress study. However, we note that for A_33 and B_44 µc-OTFTs displaying an increasing trend of IDS over time, the data of A_33 and B_44 was fitted using eq. S1 but without the negative sign in the exponential function. The values of and derived from best fits of the SSE model to the experimental data are listed in table S3 and compared with several typical transistors in literature.
To compare the SSE and DSE models, the experimental data showing in Fig. 2A and fig. S6 were fitted with eqs. S3 and S5, while the data in Fig. 2B were fitted with eqs. S3 and S4. The parameters of the models derived from these fits are shown in table S4. Fig. S8 shows the VTH shifts of Group A and Group B devices modeled using the DSE model (eq. S3) with the lifetime parameters in table S4, which were obtained by fitting the data of IDS(t)/IDS(0) under bias stress. The corresponding ∆VTH,1(t) and ∆VTH,2(t) from two opposite mechanisms for each sample are calculated using eqs. S1 and S2, respectively.
For the devices with TIPS/PTAA-CYTOP interfaces (e.g. devices in Group A and Group B, and the TIPS/PTAA µc-OTFTs with CYTOP single dielectric (20)), the influence of charge trapping effect at the semiconductor-dielectric interface should be similar. Therefore, using DSE model, the A_33, A_27, B_44, B_22, and B_11 devices show similar values of and (see table S4 ), which are comparable to and fitted from experimental data of TIPS/PTAA µc-OTFTs with CYTOP single gate dielectric using SSE model (table S3) . In table S4, devices in Group A and Group B under bias stress in saturation regime also display comparable values of and . In addition, devices with thicker dielectric had larger values of m in Group A and Group B, respectively, which supports the hypothesis that thicker metal-oxide layers lead to the stronger influence of the second effects described by the second term in eq. S3. In addition, the experimental data of ∆VTH showing in Figs. 2C and D and Fig. 3A were fitted with eq. S3 and the fitted parameters are shown in tables S4 and S5, respectively. fig. S8 . Simulation of ΔVTH and the corresponding two opposite contributions of ΔVTH,1 and ΔVTH,2 of μc-OTFTs during dc-bias stress using the DSE model. The simulated ∆VTH and the corresponding ∆VTH,1 and ∆VTH,2 using the DSE model and the lifetime parameters in table S4 for (A) A_33, A_27, and A_22 devices and (B) B_44, B_22, and B_11 devices under on-state bias stress (VDS = VGS = -10 V). Figs. 2A and B and fig. S6 with eqs. S1, S4, and S5, and from the literature.
Semiconductor
Gate dielectric Regime fig. S6 with eqs. S3, S4, and S5. Fig. 3 with eq. S3. In an effort to explore the stability of devices with shorter channel lengths we fabricated OTFTs with channel lengths of 85 µm. In reducing the channel length, the contact resistance becomes increasingly relevant. Consequently, instead of using PFBT, we used a 10 nm MoOx layer on the source and drain electrodes to reduce the contact resistance for these shorter channel OTFTs. It should be noted that in addition to different electrodes, the mask geometry (gate, source and drain electrodes areas) used for these devices is also different than the one used for devices with larger channel lengths. Figure S9 shows IDS changes monitored for 48 h of continuous dc-bias stress at VGS = VDS = -10 V. This figure shows that shorter-channel devices exhibited less than 1 % change of |IDS|, smaller than changes observed in larger channel devices. It should be noted that both, variations of the overall device geometry can be reasonably expected to affect the sign, magnitude and overall balance between compensating processes. However, as we have shown in fig. S4 , variations of the nanolaminate layer thickness provides a knob to tune IDS changes over time. Figure S10 shows the transfer curves of as-fabricated A_33 devices under bias stress tests at different temperatures. The shifts of VTH of each condition in Figs. 2C and D were calculated from these transfer curves. All of the devices display high operational stability at elevated temperatures. At high temperatures, the increase of the off current is attributed to an increase of gate leakage current, as shown in as shown in fig. S11 . Figure S12 illustrates the bias stress effects study on ∆VTH under dc-bias stress tests at room temperature of pristine A_33 devices. The insets show the first 180 s dc-bias stress with one time interrupt for transfer characteristic measurement at 60 s. The IDS(t) showed increasing trend before and after the interrupt, respectively, except a small drop at the interrupt resulting in an overall decrease tendency. We believe that the transfer characteristic measurement at the interrupt of the continuous bias stress leads to different the temporal dynamic of IDS(t) from those measured during constant bias stress. fig. S13 . VTH shifts of A_33 and C_33 devices that were tested after long-term operational and environmental stability tests. The |∆VTH| values after dc-bias stress of stressed A_33 and C_33 devices (A) at on-state and (B) at off-state bias stress tests under different temperatures in dark. The insets show the corresponding ∆VTH values for each condition. Figure S13 shows the |∆VTH| and ∆VTH under on-state and off-state bias stress tests at different temperature in dark of A_33 and C_33 devices, which had been stressed for long-term operational and environmental stability tests. The trends of |∆VTH| on these devices are not as obvious as those on pristine devices shown in Figs. 2C and D in the main text. However, the overall VTH shifts are still very small although with no clear functional dependence with respect to the temperature.
